Regviz

Espressif Systems /ESP32 /DPORT /PRO_DCACHE_DBUG3

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as PRO_DCACHE_DBUG3

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32/DPORT/PRO_DCACHE_DBUG3#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0PRO_MMU_RDATA0 (PRO_CPU_DISABLED_CACHE_IA_OPPOSITE)PRO_CPU_DISABLED_CACHE_IA_OPPOSITE 0 (PRO_CPU_DISABLED_CACHE_IA_DRAM1)PRO_CPU_DISABLED_CACHE_IA_DRAM1 0 (PRO_CPU_DISABLED_CACHE_IA_IROM0)PRO_CPU_DISABLED_CACHE_IA_IROM0 0 (PRO_CPU_DISABLED_CACHE_IA_IRAM1)PRO_CPU_DISABLED_CACHE_IA_IRAM1 0 (PRO_CPU_DISABLED_CACHE_IA_IRAM0)PRO_CPU_DISABLED_CACHE_IA_IRAM0 0 (PRO_CPU_DISABLED_CACHE_IA_DROM0)PRO_CPU_DISABLED_CACHE_IA_DROM0 0 (PRO_CACHE_IRAM0_PID_ERROR)PRO_CACHE_IRAM0_PID_ERROR

Fields

PRO_MMU_RDATA
PRO_CPU_DISABLED_CACHE_IA
PRO_CPU_DISABLED_CACHE_IA_OPPOSITE
PRO_CPU_DISABLED_CACHE_IA_DRAM1
PRO_CPU_DISABLED_CACHE_IA_IROM0
PRO_CPU_DISABLED_CACHE_IA_IRAM1
PRO_CPU_DISABLED_CACHE_IA_IRAM0
PRO_CPU_DISABLED_CACHE_IA_DROM0
PRO_CACHE_IRAM0_PID_ERROR

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data